Regviz

Freescale Semiconductor /MK21D5WS /PIT /TFLG0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TFLG0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MKE14D7/PIT/TFLG0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)TIF 0RESERVED

TIF=0

Description

Timer Flag Register

Fields

TIF

Timer Interrupt Flag

0 (0): Timeout has not yet occurred.

1 (1): Timeout has occurred.
RESERVED

no description available

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data